Sensing arrangement for a multilevel semiconductor memory device

Patent
Publication Date:
1998
Iris type:
6.1 Brevetto
Keywords:
NON-VOLATILE MEMORIES; MULTILEVEL MEMORIES; MEMORY READING; SENSING; SENSING ARRANGEMENT
List of contributors:
Handle:
https://iris.unipv.it/handle/11571/151726