Clock circuit for reading a multilevel non volatile memory cells device

Patent
Publication Date:
1996
Iris type:
6.1 Brevetto
Keywords:
NON-VOLATILE MEMORIES; FLASH MEMORIES; MULTILEVEL MEMORIES; MEMORY READING; CLOCK CIRCUIT
List of contributors:
Handle:
https://iris.unipv.it/handle/11571/449586